

Some people work better under stress: major players in the semiconductor industry are betting on the same being true for silicon

SILICON TAKES T

THE SEMICONDUCTOR industry is investigating a new way of making the transistors that are the basic building blocks for almost all integrated circuits (ICs). It promises to squeeze more device performance out of current manufacturing processes, or to get the same device performance using less power.

The technique is known as 'strained silicon' and has become a hot topic in semiconductor research in the past two years. Last year eight papers on strained silicon were presented at the International Electron Devices Meeting, a key research conference. This year there will be 16.

"What strained silicon does is allow you to go faster without going smaller," said Dr Rona Belford, president of strained silicon research company Belford Research. This may present some relief for an industry that is under pressure from the exponentially rising costs of its manufacturing processes.

CHANNEL CHANGER

Strained silicon techniques are being applied to one of the most fundamental aspects of semiconductor technology, the conduction channel of the field effect transistors (FETs) used in CMOS IC processes. This channel sits between the source and drain of the FET, with a 'gate' electrode sitting over it controlling the conduction of the channel.

Two major factors control how fast a transistor can switch – the channel length from source to drain, and the speed at which charge carriers move through the semiconductor material. Improving lithographic technologies have shrunk channel lengths to the order of tens of nanometres. Strained silicon can improve the mobility of charge carriers in the channel, further boosting performance.

Dr Mayank Bulsara, co-founder and chief technology officer of AmberWave Systems, a strained-silicon wafer technology development company, quantifies the improvements that strained silicon can deliver: "At the

By Luke Collins

circuit level you can get a 34% reduction in power consumption at the same speed, or a 17% increase in speed at the same power".

FEARFUL SYMMETRY

So how does strained silicon work? Pure silicon forms a crystalline structure resembling a cube with an atom at each vertex. In trying to understand why straining the lattice eases the flow of charge carriers it is tempting to think of electrons as 'bullets' and the atomic lattice as a grid of 'particles'. In this model, straining the silicon moves the 'particles' apart, making it easier for the 'bullets' to pass through.


According to Ken Rim, a member of the research staff at strained silicon pioneers IBM Research, this is a flawed model. A proper understanding of strained silicon depends on the quantum mechanical view of electron behaviour, in which electrons occupy multi-state, discrete energy levels.

In unstrained silicon, says Rim, the lowest energy level in the conduction band has six discrete electron states. Each state has a different momentum value, and only a small input of energy is required for an electron to move from one state to another, for example as supplied by a quantised packet of acoustic



"YOU CAN GET A 34% REDUCTION IN POWER CONSUMPTION AT THE SAME SPEED, OR A 17% INCREASE IN SPEED AT THE SAME POWER." – MAYANK BULSARA, CHIEF TECHNOLOGY OFFICER, AMBERWAVE SYSTEMS

THE STRAIN



or thermal energy (a phonon) given off by the lattice.

When the lattice is strained, its physical symmetry is broken, and with it the electronic symmetry. The lowest energy level of the conduction band is split, with two of the six original states dropping to a lower energy level and four rising to a higher energy level. Now it is much more difficult for electrons to be ‘scattered’ between the lowest energy states by a phonon, because there are only two states to occupy.

“Whenever electrons scatter it randomises their motion,” says Rim. “It’s like a resistance which keeps electrons from maintaining a momentum in one direction.” Reducing scatter increases the average distance an electron can travel before it is knocked off course, increasing its average velocity in the conduction direction.

The second quantum-mechanical effect that enhances conduction in strained silicon is a reduction in the electron’s ‘effective mass’, a measure of how much it will accelerate in a given field.

“In solid structures there’s an interplay between the crystalline structure of the lattice and the nature of the electron,” says Rim. Distorting the lattice through strain can distort the electron-lattice interaction in a way that reduces the electron’s effective mass.

The upshot of straining silicon, then, is to increase the average distance an electron travels before it is knocked off course, and to reduce its effective mass so it experiences greater acceleration in a given field.

TWO-WAY STRETCH

There are a number of ways to induce strain in silicon. The key is to make the process repeatable, compatible with existing manufacturing steps and able to withstand any thermal cycles they demand.

There are various types of strain, each with different effects. Strain can be applied in one, two or three dimensions. Biaxial strain is widely used to strain lattices in the xy plane of conduction, causing a related negative strain (compression) in the z direction. Some researchers are working on ‘uniaxial’ →

strain, where the principal strain is in one direction and the other two dimensions adjust to match. Stretching or compressing silicon induces different effects, as does the relationship between the direction of strain and the direction of conduction.

“I strain silicon uniaxially and have found a great difference in the preferential mobility along, or at right angles to, the electron travel direction,” said Belford.

Belford Research is working on a number of ways of mechanically inducing strain in thin silicon layers. In one approach devices are made on a standard wafer, and then the device layer is separated from the bulk material, thinned down to a membrane thickness and glued to another substrate. That substrate is then bent to induce very large mechanical strains in the thin silicon layer attached to it. In another approach a wafer is heated until it expands slightly and then bonded to a cold wafer. When the two cool, the mismatch in size induces strain.

AmberWave Systems is researching ways of making strained silicon wafers that can be used in standard wafer fabs. It aims to develop its technology to the point it can be licensed to a big wafer producer or a chip maker. The company is already working with AMD and UMC (the world’s second largest foundry).




The AmberWave approach relies on the fact that the lattice constant of a silicon-germanium (SiGe) alloy is slightly larger than that of pure silicon. So AmberWave starts with a silicon wafer and grows a SiGe crystal lattice on top. At the interface between the two the concentration of germanium (Ge) is kept small so the lattices match. As more layers of SiGe are laid down, the Ge concentration is gradually increased, with dislocations forming in the lattice to ease the formation of the larger SiGe lattice.

Eventually a graded SiGe layer with a lattice constant around 1% greater than that of Si is formed. A new ‘relaxed’ layer of SiGe is grown on top of this graded layer to terminate any of its dislocations and ‘set’ its lattice constant. The top surface is then highly polished to allow a high-quality and very thin film of silicon to be grown. The resultant Si layer is strained because it matches the SiGe lattice spacing.

The strain induced in the Si layer can be adjusted by varying the amount of Ge used in the SiGe layer which, in turn, can be used to control electron and hole (the charge carriers in p-type material) mobility. At high strain levels, corresponding to 35% to 40% Ge concentrations, the effect on hole mobility can be greater than the effect on electron mobility.

FEELING ISOLATED

Many researchers are now trying to combine the



Top: Typical structure of strained silicon MOSFET

Middle: The buffer layer produces compressive and tensile stress

Bottom: Strained silicon on insulator MOSFET

"I HAVE FOUND GREAT DIFFERENCE IN THE PREFERENTIAL MOBILITY ALONG, OR AT RIGHT ANGLES TO, THE ELECTRON TRAVEL DIRECTION." – RONA BELFORD, PRESIDENT, BELFORD RESEARCH

performance gains of strained silicon with the advantages of building devices on insulating substrates – so called silicon on insulator (SOI) techniques. SOI reduces the capacitance between the source and drain and the bulk material under it, allowing devices to switch faster or at the same speed for less energy. It also cuts current leakage.

Both AmberWave and IBM Research are working on a technique to produce strained silicon on insulator (SSOI) wafers. A strained silicon wafer is produced using the usual process, and then hydrogen is implanted into the relaxed SiGe layer at a uniform depth to form a shear plane. A second silicon wafer with a layer of oxide on top is bonded face to face with the strained silicon wafer (the oxide is between the two silicon layers). The resulting structure is then annealed, producing a split along the hydrogen bond layer. Discarding the layers below the split produces (moving up from the split): a layer of relaxed SiGe, a layer of strained Si, an insulating oxide layer and an Si substrate. Inverting this structure (with the Si substrate on the bottom) and polishing the SiGe layer produces an SSOI wafer. AmberWave's early results suggest the electron mobility in SSOI will be 40-50% greater than in standard SOI.

GETTING REAL

Strained silicon has been seen as offering intriguing possibilities for future improvements in standard CMOS processes. But last year Intel shocked the strained silicon research community by announcing it would apply strained silicon techniques to its next generation of production microprocessors. At this December's International Electron Devices Meeting it will reveal how.

Intel's process does not rely on strained silicon wafers. Instead it uses a standard wafer and induces strain within each device through clever process tricks. For pMOS transistors Intel selectively deposits SiGe in the source and drain regions of the device, which create a uniaxial compressive strain along the channel. This results in what Intel calls a 'dramatic' increase in hole mobility of more than 50%.

For nMOS devices, Intel has applied what it describes

as a 'highly tensile' silicon nitride capping layer to the whole transistor. The stress from this layer is transferred to the nMOS channel through the source and drain regions to create a tensile strain in the channel. This improves the device's performance by 10%.


Although the process allows separate optimisations for p- and n-type devices, strained silicon researchers have their concerns about its manufacturability.

Rim at IBM Research said: "Process-induced techniques are much more problematic to control because you are introducing strain individually, so the impact of process variation can be dramatic. Very small variations can create control issues and performance variations."

Belford is concerned about the thermal cycling performance of the nitride capping layer used to strain the nMOS devices: "They'll always have problems with [cycling] things again and again."

But Intel remains sanguine. In its IEDM paper it says the techniques are being incorporated in the manufacturing technology it is now ramping into high volume for its next generation of micro-processors.

It seems an industry that has been under pressure for the past three years is now learning to live with strain as well. ■



Above: AmberWave strained silicon wafer

Below: IBM's strained silicon on insulator transistor

